Skip to content

GitLab

Commit f0ba753b authored by insult's avatar insult
Browse files

Jobbet med interrupter, oppdatert komponenter, laget utkast til utlegg

parent afd51704
Expand all Hide whitespace changes
Inline Side-by-side
05_Hardware/TK500_Driver/OLD_DC-PSU/TK511_DC-PSU.PrjPcb
View file @ f0ba753b
......@@ -28,6 +28,8 @@ PowerPortNamesTakePriority=0
PushECOToAnnotationFile=1
DItemRevisionGUID=
ReportSuppressedErrorsInMessages=0
FSMCodingStyle=eFMSDropDownList_OneProcess
FSMEncodingStyle=eFMSDropDownList_OneHot
OutputPath=ProjectOutputs
LogFolderPath=
ManagedProjectGUID=
......@@ -121,10 +123,6 @@ DItemRevisionGUID=
GenerateClassCluster=0
DocumentUniqueId=
[GeneratedDocument1]
DocumentPath=ProjectOutputs\Design Rule Check - TK511_DC-PSU.html
DItemRevisionGUID=
[SearchPath1]
Path=C:\Users\Larsen\Documents\Altium\Library\*.*
IncludeSubFolders=1
......@@ -177,6 +175,101 @@ OutputName6=XSpice Netlist
OutputDocumentPath6=
OutputVariantName6=
OutputDefault6=0
OutputType7=CadnetixNetlist
OutputName7=Cadnetix Netlist
OutputDocumentPath7=
OutputVariantName7=
OutputDefault7=0
OutputType8=CalayNetlist
OutputName8=Calay Netlist
OutputDocumentPath8=
OutputVariantName8=
OutputDefault8=0
OutputType9=EDIF
OutputName9=EDIF for PCB
OutputDocumentPath9=
OutputVariantName9=
OutputDefault9=0
OutputType10=EESofNetlist
OutputName10=EESof Netlist
OutputDocumentPath10=
OutputVariantName10=
OutputDefault10=0
OutputType11=IntergraphNetlist
OutputName11=Intergraph Netlist
OutputDocumentPath11=
OutputVariantName11=
OutputDefault11=0
OutputType12=MentorBoardStationNetlist
OutputName12=Mentor BoardStation Netlist
OutputDocumentPath12=
OutputVariantName12=
OutputDefault12=0
OutputType13=MultiWire
OutputName13=MultiWire
OutputDocumentPath13=
OutputVariantName13=
OutputDefault13=0
OutputType14=OrCadPCB2Netlist
OutputName14=Orcad/PCB2 Netlist
OutputDocumentPath14=
OutputVariantName14=
OutputDefault14=0
OutputType15=PADSNetlist
OutputName15=PADS ASCII Netlist
OutputDocumentPath15=
OutputVariantName15=
OutputDefault15=0
OutputType16=Pcad
OutputName16=Pcad for PCB
OutputDocumentPath16=
OutputVariantName16=
OutputDefault16=0
OutputType17=PCADnltNetlist
OutputName17=PCADnlt Netlist
OutputDocumentPath17=
OutputVariantName17=
OutputDefault17=0
OutputType18=Protel2Netlist
OutputName18=Protel2 Netlist
OutputDocumentPath18=
OutputVariantName18=
OutputDefault18=0
OutputType19=ProtelNetlist
OutputName19=Protel
OutputDocumentPath19=
OutputVariantName19=
OutputDefault19=0
OutputType20=RacalNetlist
OutputName20=Racal Netlist
OutputDocumentPath20=
OutputVariantName20=
OutputDefault20=0
OutputType21=RINFNetlist
OutputName21=RINF Netlist
OutputDocumentPath21=
OutputVariantName21=
OutputDefault21=0
OutputType22=SciCardsNetlist
OutputName22=SciCards Netlist
OutputDocumentPath22=
OutputVariantName22=
OutputDefault22=0
OutputType23=TangoNetlist
OutputName23=Tango Netlist
OutputDocumentPath23=
OutputVariantName23=
OutputDefault23=0
OutputType24=TelesisNetlist
OutputName24=Telesis Netlist
OutputDocumentPath24=
OutputVariantName24=
OutputDefault24=0
OutputType25=WireListNetlist
OutputName25=WireList Netlist
OutputDocumentPath25=
OutputVariantName25=
OutputDefault25=0
[OutputGroup2]
Name=Simulator Outputs
......@@ -316,6 +409,24 @@ OutputDocumentPath17=
OutputVariantName17=
OutputDefault17=0
PageOptions17=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-3|MediaType=1|DitherType=10|PrintScaleMode=1|PaperKind=A4|PaperIndex=9
OutputType18=Logic Analyser Print
OutputName18=Logic Analyser Prints
OutputDocumentPath18=
OutputVariantName18=
OutputDefault18=0
PageOptions18=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-3|MediaType=1|DitherType=10|PrintScaleMode=1|PaperKind=A4|PaperIndex=9
OutputType19=PDF3D
OutputName19=PDF3D
OutputDocumentPath19=
OutputVariantName19=[No Variations]
OutputDefault19=0
PageOptions19=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-3|MediaType=1|DitherType=10|PrintScaleMode=1|PaperKind=A4|PaperIndex=9
OutputType20=Software Platform Print
OutputName20=Software Platform Prints
OutputDocumentPath20=
OutputVariantName20=
OutputDefault20=0
PageOptions20=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-3|MediaType=1|DitherType=10|PrintScaleMode=1|PaperKind=A4|PaperIndex=9
[OutputGroup4]
Name=Assembly Outputs
......@@ -661,6 +772,11 @@ OutputName5=Environment configuration compliance check
OutputDocumentPath5=
OutputVariantName5=
OutputDefault5=0
OutputType6=Component states check
OutputName6=Vault's components states check
OutputDocumentPath6=
OutputVariantName6=
OutputDefault6=0
[OutputGroup9]
Name=Export Outputs
......@@ -687,6 +803,11 @@ OutputName4=Export STEP
OutputDocumentPath4=
OutputVariantName4=[No Variations]
OutputDefault4=0
OutputType5=NetList Sch
OutputName5=NetList Sch
OutputDocumentPath5=
OutputVariantName5=
OutputDefault5=0
[Modification Levels]
Type1=1
......@@ -767,6 +888,8 @@ Type75=1
Type76=1
Type77=1
Type78=1
Type79=1
Type80=1
[Difference Levels]
Type1=1
......@@ -812,6 +935,8 @@ Type40=1
Type41=1
Type42=1
Type43=1
Type44=0
Type45=1
[Electrical Rules Check]
Type1=1
......@@ -924,6 +1049,7 @@ Type107=2
Type108=2
Type109=1
Type110=0
Type111=1
[ERC Connection Matrix]
L1=NNNNNNNNNNNWNNNWW
......@@ -962,6 +1088,7 @@ NetClassAutoBusEnabled=1
NetClassAutoCompEnabled=0
NetClassAutoNamedHarnessEnabled=0
NetClassManualEnabled=1
NetClassSeparateForBusSections=0
[LibraryUpdateOptions]
SelectedOnly=0
......
05_Hardware/TK500_Driver/ProjectOutputs/TK500_Driver.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK500_Driver
-- 2015 7 5 14 55 23
-- 2016 1 26 18 15 24
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......@@ -24,12 +24,18 @@ Architecture Structure Of TK500_Driver Is
Component TK510_Signalbakplan -- ObjectKind=Sheet Symbol|PrimaryId=TK510
port
(
AC_S6 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6
AC_S6_IN : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6_IN
AC_S7 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7
AC_S7_IN : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7_IN
AC_S8 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8
AC_S8_IN : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8_IN
AC_S6_L1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6.L1
AC_S6_L2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6.L2
AC_S6_IN_L1 : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6_IN.L1
AC_S6_IN_L2 : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6_IN.L2
AC_S7_L1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7.L1
AC_S7_L2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7.L2
AC_S7_IN_L1 : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7_IN.L1
AC_S7_IN_L2 : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7_IN.L2
AC_S8_L1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8.L1
AC_S8_L2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8.L2
AC_S8_IN_L1 : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8_IN.L1
AC_S8_IN_L2 : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8_IN.L2
AUX1_SLOT0 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AUX1_SLOT0
AUX1_SLOT1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AUX1_SLOT1
AUX1_SLOT2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AUX1_SLOT2
......@@ -133,7 +139,8 @@ Architecture Structure Of TK500_Driver Is
Component TK516_EKSTRAMINUSPSU -- ObjectKind=Sheet Symbol|PrimaryId=TK516
port
(
AC : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-AC
AC_L1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-AC.L1
AC_L2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-AC.L2
BUS : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-BUS
EKSTRA : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-EKSTRA
KORT_INNSATT : out STD_LOGIC -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-KORT_INNSATT
......@@ -143,7 +150,8 @@ Architecture Structure Of TK500_Driver Is
Component TK517_P5V0MINUSPSU -- ObjectKind=Sheet Symbol|PrimaryId=TK517
port
(
AC : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-AC
AC_L1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-AC.L1
AC_L2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-AC.L2
BUS : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-BUS
KORT_INNSATT : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-KORT_INNSATT
P5V0 : out STD_LOGIC -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-P5V0
......@@ -153,7 +161,8 @@ Architecture Structure Of TK500_Driver Is
Component TK518_P18VMINUSPSU -- ObjectKind=Sheet Symbol|PrimaryId=TK518
port
(
AC : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-AC
AC_L1 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-AC.L1
AC_L2 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-AC.L2
BUS : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-BUS
KORT_INNSATT : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-KORT_INNSATT
P18V : out STD_LOGIC -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-P18V
......@@ -185,13 +194,16 @@ Architecture Structure Of TK500_Driver Is
Component TK525_Kraftforsyning -- ObjectKind=Sheet Symbol|PrimaryId=TK525
port
(
AC_S6 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S6
AC_S7 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S7
AC_S8 : inout STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S8
GND_HV : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-GND_HV
L1_230VAC : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-L1_230VAC
L2_230VAC : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-L2_230VAC
P160V : out STD_LOGIC -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-P160V
AC_S6_L1 : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S6.L1
AC_S6_L2 : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S6.L2
AC_S7_L1 : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S7.L1
AC_S7_L2 : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S7.L2
AC_S8_L1 : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S8.L1
AC_S8_L2 : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S8.L2
GND_HV : out STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-GND_HV
L1_230VAC : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-L1_230VAC
L2_230VAC : in STD_LOGIC; -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-L2_230VAC
P160V : out STD_LOGIC -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-P160V
);
End Component;
......@@ -279,15 +291,18 @@ Architecture Structure Of TK500_Driver Is
Signal PinSignal_TK514_FRONT_IO : STD_LOGIC; -- ObjectKind=Net|PrimaryId=FRONT_IO_SLOT3
Signal PinSignal_TK514_FRONT_LEDS : STD_LOGIC; -- ObjectKind=Net|PrimaryId=FRONT_LEDS_SLOT3
Signal PinSignal_TK514_KORT_INNSATT : STD_LOGIC; -- ObjectKind=Net|PrimaryId=KI_SLOT3
Signal PinSignal_TK516_AC : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S6
Signal PinSignal_TK516_AC_L1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S6.L1
Signal PinSignal_TK516_AC_L2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S6.L2
Signal PinSignal_TK516_BUS : STD_LOGIC; -- ObjectKind=Net|PrimaryId=BUS_SLOT6
Signal PinSignal_TK516_EKSTRA : STD_LOGIC; -- ObjectKind=Net|PrimaryId=EKSTRA
Signal PinSignal_TK516_KORT_INNSATT : STD_LOGIC; -- ObjectKind=Net|PrimaryId=KI_SLOT6
Signal PinSignal_TK517_AC : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S7
Signal PinSignal_TK517_AC_L1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S7.L1
Signal PinSignal_TK517_AC_L2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S7.L2
Signal PinSignal_TK517_BUS : STD_LOGIC; -- ObjectKind=Net|PrimaryId=BUS_SLOT7
Signal PinSignal_TK517_KORT_INNSATT : STD_LOGIC; -- ObjectKind=Net|PrimaryId=KI_SLOT7
Signal PinSignal_TK517_P5V0 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=P5V0
Signal PinSignal_TK518_AC : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S8
Signal PinSignal_TK518_AC_L1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S8.L1
Signal PinSignal_TK518_AC_L2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S8.L2
Signal PinSignal_TK518_BUS : STD_LOGIC; -- ObjectKind=Net|PrimaryId=BUS_SLOT8
Signal PinSignal_TK518_KORT_INNSATT : STD_LOGIC; -- ObjectKind=Net|PrimaryId=KI_SLOT8
Signal PinSignal_TK518_P18V : STD_LOGIC; -- ObjectKind=Net|PrimaryId=P18V
......@@ -299,9 +314,12 @@ Architecture Structure Of TK500_Driver Is
Signal PinSignal_TK519_KORT_INNSATT : STD_LOGIC; -- ObjectKind=Net|PrimaryId=KI_SLOT0
Signal PinSignal_TK520_GATE_DRIVE_1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=GATE DRIVE 1
Signal PinSignal_TK520_GATE_DRIVE_2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=GATE DRIVE 2
Signal PinSignal_TK525_AC_S6 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S6_IN
Signal PinSignal_TK525_AC_S7 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S7_IN
Signal PinSignal_TK525_AC_S8 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S8_IN
Signal PinSignal_TK525_AC_S6_L1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S6_IN.L1
Signal PinSignal_TK525_AC_S6_L2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S6_IN.L2
Signal PinSignal_TK525_AC_S7_L1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S7_IN.L1
Signal PinSignal_TK525_AC_S7_L2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S7_IN.L2
Signal PinSignal_TK525_AC_S8_L1 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S8_IN.L1
Signal PinSignal_TK525_AC_S8_L2 : STD_LOGIC; -- ObjectKind=Net|PrimaryId=AC_S8_IN.L2
Signal PinSignal_TK525_GND_HV : STD_LOGIC; -- ObjectKind=Net|PrimaryId=GND_HV
Signal PinSignal_TK525_P160V : STD_LOGIC; -- ObjectKind=Net|PrimaryId=P160V
Signal PinSignal_TK530_COUT : STD_LOGIC; -- ObjectKind=Net|PrimaryId=COUT
......@@ -370,11 +388,14 @@ Begin
TK525 : TK525_Kraftforsyning -- ObjectKind=Sheet Symbol|PrimaryId=TK525
Port Map
(
AC_S6 => PinSignal_TK525_AC_S6, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S6
AC_S7 => PinSignal_TK525_AC_S7, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S7
AC_S8 => PinSignal_TK525_AC_S8, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S8
GND_HV => PinSignal_TK525_GND_HV, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-GND_HV
P160V => PinSignal_TK525_P160V -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-P160V
AC_S6_L1 => PinSignal_TK525_AC_S6_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S6.L1
AC_S6_L2 => PinSignal_TK525_AC_S6_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S6.L2
AC_S7_L1 => PinSignal_TK525_AC_S7_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S7.L1
AC_S7_L2 => PinSignal_TK525_AC_S7_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S7.L2
AC_S8_L1 => PinSignal_TK525_AC_S8_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S8.L1
AC_S8_L2 => PinSignal_TK525_AC_S8_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-AC_S8.L2
GND_HV => PinSignal_TK525_GND_HV, -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-GND_HV
P160V => PinSignal_TK525_P160V -- ObjectKind=Sheet Entry|PrimaryId=TK525_Kraftforsyning.SchDoc-P160V
);
TK520 : TK520_GDTMINUSTrafo -- ObjectKind=Sheet Symbol|PrimaryId=TK520
......@@ -400,7 +421,8 @@ Begin
TK518 : TK518_P18VMINUSPSU -- ObjectKind=Sheet Symbol|PrimaryId=TK518
Port Map
(
AC => PinSignal_TK518_AC, -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-AC
AC_L1 => PinSignal_TK518_AC_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-AC.L1
AC_L2 => PinSignal_TK518_AC_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-AC.L2
BUS => PinSignal_TK518_BUS, -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-BUS
KORT_INNSATT => PinSignal_TK518_KORT_INNSATT, -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-KORT_INNSATT
P18V => PinSignal_TK518_P18V -- ObjectKind=Sheet Entry|PrimaryId=TK518_P18V-PSU.SchDoc-P18V
......@@ -409,7 +431,8 @@ Begin
TK517 : TK517_P5V0MINUSPSU -- ObjectKind=Sheet Symbol|PrimaryId=TK517
Port Map
(
AC => PinSignal_TK517_AC, -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-AC
AC_L1 => PinSignal_TK517_AC_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-AC.L1
AC_L2 => PinSignal_TK517_AC_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-AC.L2
BUS => PinSignal_TK517_BUS, -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-BUS
KORT_INNSATT => PinSignal_TK517_KORT_INNSATT, -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-KORT_INNSATT
P5V0 => PinSignal_TK517_P5V0 -- ObjectKind=Sheet Entry|PrimaryId=TK517_P5V0-PSU.SchDoc-P5V0
......@@ -418,7 +441,8 @@ Begin
TK516 : TK516_EKSTRAMINUSPSU -- ObjectKind=Sheet Symbol|PrimaryId=TK516
Port Map
(
AC => PinSignal_TK516_AC, -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-AC
AC_L1 => PinSignal_TK516_AC_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-AC.L1
AC_L2 => PinSignal_TK516_AC_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-AC.L2
BUS => PinSignal_TK516_BUS, -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-BUS
EKSTRA => PinSignal_TK516_EKSTRA, -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-EKSTRA
KORT_INNSATT => PinSignal_TK516_KORT_INNSATT -- ObjectKind=Sheet Entry|PrimaryId=TK516_EKSTRA-PSU.SchDoc-KORT_INNSATT
......@@ -482,12 +506,18 @@ Begin
TK510 : TK510_Signalbakplan -- ObjectKind=Sheet Symbol|PrimaryId=TK510
Port Map
(
AC_S6 => PinSignal_TK516_AC, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6
AC_S6_IN => PinSignal_TK525_AC_S6, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6_IN
AC_S7 => PinSignal_TK517_AC, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7
AC_S7_IN => PinSignal_TK525_AC_S7, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7_IN
AC_S8 => PinSignal_TK518_AC, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8
AC_S8_IN => PinSignal_TK525_AC_S8, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8_IN
AC_S6_L1 => PinSignal_TK516_AC_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6.L1
AC_S6_L2 => PinSignal_TK516_AC_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6.L2
AC_S6_IN_L1 => PinSignal_TK525_AC_S6_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6_IN.L1
AC_S6_IN_L2 => PinSignal_TK525_AC_S6_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S6_IN.L2
AC_S7_L1 => PinSignal_TK517_AC_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7.L1
AC_S7_L2 => PinSignal_TK517_AC_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7.L2
AC_S7_IN_L1 => PinSignal_TK525_AC_S7_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7_IN.L1
AC_S7_IN_L2 => PinSignal_TK525_AC_S7_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S7_IN.L2
AC_S8_L1 => PinSignal_TK518_AC_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8.L1
AC_S8_L2 => PinSignal_TK518_AC_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8.L2
AC_S8_IN_L1 => PinSignal_TK525_AC_S8_L1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8_IN.L1
AC_S8_IN_L2 => PinSignal_TK525_AC_S8_L2, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AC_S8_IN.L2
AUX1_SLOT0 => PinSignal_TK519_AUX1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AUX1_SLOT0
AUX1_SLOT1 => PinSignal_TK512_AUX1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AUX1_SLOT1
AUX1_SLOT2 => PinSignal_TK513_AUX1, -- ObjectKind=Sheet Entry|PrimaryId=TK510_Signalbakplan.SchDoc-AUX1_SLOT2
......
05_Hardware/TK500_Driver/ProjectOutputs/TK510_Mekanisk.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK510_Mekanisk
-- 2015 7 5 14 55 25
-- 2016 1 26 18 15 22
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK510_Signalbakplan.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK510_Signalbakplan
-- 2015 7 5 14 55 25
-- 2016 1 26 18 15 22
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK511_Blindkort.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK511_Blindkort
-- 2015 7 5 14 55 24
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK512_Optisk_Mottaker.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK512_Optisk_Mottaker
-- 2015 7 5 14 55 23
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK513_Limiter.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK513_Limiter
-- 2015 7 5 14 55 24
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK516_EKSTRA-PSU.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK516_EKSTRAMINUSPSU
-- 2015 7 5 14 55 24
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK517_P5V0-PSU.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK517_P5V0MINUSPSU
-- 2015 7 5 14 55 24
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK518_P18V-PSU.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK518_P18VMINUSPSU
-- 2015 7 5 14 55 24
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK519_Spenningsvakt.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK519_Spenningsvakt
-- 2015 7 5 14 55 24
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK520_GDT-Trafo.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK520_GDTMINUSTrafo
-- 2015 7 5 14 55 25
-- 2016 1 26 18 15 21
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......
05_Hardware/TK500_Driver/ProjectOutputs/TK525_HVDC.VHD
View file @ f0ba753b
------------------------------------------------------------
-- VHDL TK525_HVDC
-- 2015 7 5 17 53 29
-- 2016 1 26 18 15 22
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 15.0.7.36915
-- Product Version: 16.0.5.271
------------------------------------------------------------
------------------------------------------------------------
......@@ -14,6 +14,13 @@ Library IEEE;
Use IEEE.std_logic_1164.all;
Entity TK525_HVDC Is
port
(
HVDC_GND : Out STD_LOGIC; -- ObjectKind=Port|PrimaryId=HVDC_GND
HVDC_VCC : Out STD_LOGIC; -- ObjectKind=Port|PrimaryId=HVDC_VCC
L1_230VAC : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=L1_230VAC
L2_230VAC : In STD_LOGIC -- ObjectKind=Port|PrimaryId=L2_230VAC
);
attribute MacroCell : boolean;
End TK525_HVDC;
......@@ -21,9 +28,278 @@ End TK525_HVDC;
------------------------------------------------------------
Architecture Structure Of TK525_HVDC Is
Component X_2783 -- ObjectKind=Part|PrimaryId=R52500|SecondaryId=1
port
(
X_1 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=R52500-1
X_2 : inout STD_LOGIC -- ObjectKind=Pin|PrimaryId=R52500-2
);
End Component;
Component X_2836 -- ObjectKind=Part|PrimaryId=R52502|SecondaryId=1
port
(
X_1 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=R52502-1
X_2 : inout STD_LOGIC -- ObjectKind=Pin|PrimaryId=R52502-2
);
End Component;
Component Automasjonsbryter -- ObjectKind=Part|PrimaryId=S52502|SecondaryId=1
port
(
X_11 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=S52502-11
X_12 : inout STD_LOGIC -- ObjectKind=Pin|PrimaryId=S52502-12
);
End Component;
Component GBJ2504 -- ObjectKind=Part|PrimaryId=D52500|SecondaryId=1
port
(
X_1 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=D52500-1
X_2 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=D52500-2
X_3 : out STD_LOGIC; -- ObjectKind=Pin|PrimaryId=D52500-3
X_4 : in STD_LOGIC -- ObjectKind=Pin|PrimaryId=D52500-4
);
End Component;
Component Kontaktor -- ObjectKind=Part|PrimaryId=K52500|SecondaryId=4
port
(
X_31 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=K52500-31
X_32 : inout STD_LOGIC -- ObjectKind=Pin|PrimaryId=K52500-32
);
End Component;
Component MAL209636222E3 -- ObjectKind=Part|PrimaryId=C52500|SecondaryId=1
port
(
X_1 : inout STD_LOGIC; -- ObjectKind=Pin|PrimaryId=C52500-1